no code implementations • 6 Dec 2016 • Hamza Bendaoudi, Farida Cheriet, J. M. Pierre Langlois
This paper presents a memory efficient architecture that implements the Multi-Scale Line Detector (MSLD) algorithm for real-time retinal blood vessel detection in fundus images on a Zynq FPGA.